# 600V High and Low Side Driver

## PRODUCT SUMMARY

- **$V_{OFFSET}$**              600 V max.
- **$I_O$+/-**              2.5 A / 3 A
- **$V_{OUT}$**              7 V - 20 V
- **$t_{on/off}$ (typ.)**       170ns / 170ns

## GENERAL DESCRIPTION

The SLM21867 is a high voltage, high speed power MOSFET and IGBT drivers with independent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high-side configuration which operates up to 600 V.

## FEATURES

- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Low $V_{CC}$ operation
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 7 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V, and 5 V logic compatible
- CMOS Schmitt-triggered inputs with pull-down
- Matched propagation delay for both channels
- Outputs in phase with inputs
- RoHS compliant
- SOP8 package

## TYPICAL APPLICATION CIRCUIT



Refer to Lead Assignments for correct configuration. This diagram shows electrical connections only.

## PIN CONFIGURATION

| Package | Pin Configuration (Top View) |
|---------|------------------------------|
| SOP8 | <br>1 $V_{CC}$     $V_B$ 8<br>2 HIN     HO 7<br>3 LIN     $V_S$ 6<br>4 COM     LO 5 |

## PIN DESCRIPTION

| No. | Pin | Description |
|-----|-----|-------------|
| 1 | $V_{CC}$ | Low-side and logic fixed supply |
| 2 | HIN | Logic input for high-side gate driver output (HO), in phase |
| 3 | LIN | Logic input for low-side gate driver output (LO), in phase |
| 4 | COM | Low-side return |
| 5 | LO | Low-side gate drive output |
| 6 | $V_S$ | High-side floating supply return |
| 7 | HO | High-side gate drive output |
| 8 | $V_B$ | High-side floating supply |

## ORDERING INFORMATION

Industrial Range: -40°C to +125°C

| Order Part No. | Package | QTY |
|----------------|---------|-----|
| SLM21867CA-DG | SOP8, Pb-Free | 2500/Reel |

**FUNCTIONAL BLOCK DIAGRAM**

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Definition | Min. | Max. | Units |
|---|---|---|---|---|
| $V_B$ | High-side floating absolute voltage | -0.3 | 625 | V |
| $V_S$ | High-side floating supply offset voltage | $V_B - 25$ | $V_B + 0.3$ | |
| $V_{HO}$ | High-side floating output voltage | $V_S - 0.3$ | $V_B + 0.3$ | |
| $V_{CC}$ | Low-side and logic fixed supply voltage | -0.3 | 25 | |
| $V_{LO}$ | Low-side output voltage | -0.3 | $V_{CC} + 0.3$ | |
| $V_{IN}$ | Logic input voltage (HIN & $\overline{LIN}$ ) | -0.3 | $V_{CC} + 0.3$ | |
| $dV_S/dt$ | Allowable offset supply voltage transient | --- | 50 | V/ns |
| $P_D$ | Package power dissipation @ $T_A \leqslant$ +25°C | --- | 0.625 | W |
| $\theta_{JA}$ | Thermal resistance, junction to ambient | --- | 200 | °C/W |
| $T_J$ | Junction temperature | --- | 150 | °C |
| $T_S$ | Storage temperature | -55 | 150 | |
| $T_L$ | Lead temperature (soldering, 10 seconds) | --- | 300 | |

Note: Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

## RECOMMENDED OPERATION CONDITIONS

| Symbol | Definition | Min. | Max. | Units |
|---|---|---|---|---|
| $V_B$ | High-side floating absolute voltage | $V_S + 7$ | $V_S + 20$ | V |
| $V_S$ | High-side floating supply offset voltage | Note 1 | 600 | |
| $V_{HO}$ | High-side floating output voltage | $V_S$ | $V_B$ | |
| $V_{CC}$ | Low-side and logic fixed supply voltage | 7 | 20 | |
| $V_{LO}$ | Low-side output voltage | 0 | $V_{CC}$ | |
| $V_{IN}$ | Logic input voltage (HIN & LIN) | COM | $V_{CC}$ | |
| $T_A$ | Ambient temperature | - 40 | 125 | °C |

Note1: The input/output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The $V_S$ offset rating is tested with all supplies biased at a 15 V differential.

# DYNAMIC ELECTRICAL CHARACTERISTICS

$V_{BIAS}$ ($V_{CC}$, $V_{BS}$) = 15 V, $C_L$ = 1000 pF and $T_A$ = 25°C unless otherwise specified.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------|------|------|------|------|
| $t_{on}$ | Turn-on propagation delay | $V_S$ = 0 V | --- | 170 | 250 | |
| $t_{off}$ | Turn-off propagation delay | $V_S$ = 0 V | --- | 170 | 250 | |
| $t_r$ | Turn-on rise time | | --- | 8 | 16 | ns |
| $t_f$ | Turn-off fall time | | --- | 5 | 10 | |
| MT | Delay matching, HS & LS turn-on/off | | --- | --- | 35 | |

# STATIC ELECTRICAL CHARACTERISTICS

$V_{BIAS}$ ($V_{CC}$, $V_{BS}$) = 15 V and $T_A$ = 25°C unless otherwise specified. The $V_{IN}$, $V_{TH}$, and $I_{IN}$ parameters are referenced to COM and are applicable to all logic input leads: HIN and LIN. The $V_O$ and $I_O$ parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------|------|------|------|------|
| $V_{IH}$ | Logic "1" input voltage | $V_{CC}$ = 7 V to 20V | 2.5 | --- | --- | |
| $V_{IL}$ | Logic "0" input voltage | | --- | --- | 0.8 | V |
| $V_{OH}$ | High level output voltage, $V_{BIAS}$ - $V_O$ | $I_O$ = 20 mA | --- | 0.08 | 0.2 | |
| $V_{OL}$ | Low level output voltage, $V_O$ | | --- | 0.07 | 0.15 | |
| $I_{LK}$ | Offset supply leakage current | $V_B$ = $V_S$ = 600 V | --- | --- | 50 | |
| $I_{QBS}$ | Quiescent $V_{BS}$ supply current | $V_{IN}$ = 0 V | 20 | 60 | 100 | |
| $I_{QCC}$ | Quiescent $V_{CC}$ supply current | | 200 | 290 | 400 | μA |
| $I_{IN+}$ | Logic "1" input bias current | HIN=LIN = 5V | --- | 30 | 70 | |
| $I_{IN-}$ | Logic "0" input bias current | HIN=LIN= 0V | --- | --- | 5 | |
| $V_{BSUV+}$ | $V_{BS}$ supply undervoltage positive going threshold | | 5.65 | 6.25 | 6.85 | V |
| $V_{BSUV-}$ | $V_{BS}$ supply undervoltage negative going threshold | | 5.15 | 5.75 | 6.35 | |
| $V_{CCUV+}$ | $V_{CC}$ supply undervoltage positive going threshold | | 5.65 | 6.25 | 6.85 | V |
| $V_{CCUV-}$ | $V_{CC}$ supply undervoltage negative going threshold | | 5.15 | 5.75 | 6.35 | |
| $I_{O+}$ | Output high short circuit pulsed current | $V_O$ = 0 V, $V_{IN}$ = Logic "1", PW ⩽ 10 μs | 1.5 | 2.5 | | A |
| $I_{O-}$ | Output low short circuit pulsed current | $V_O$ = 15 V, $V_{IN}$ = Logic "0", PW ⩽ 10 μs | 2.0 | 3.0 | | |

---

## SWITCHING AND TIMING RELATIONSHIPS

The relationships between the input and output signals of the SLM21867 are illustrated below in Figure 1, Figure 2.  These figures show the definitions of several timing parameters (i.e., $t_{on}$, $t_{off}$, $t_r$, and $t_f$) associated with this device.



Figure 1. Input/Output Timing Diagram



Figure 2. Switching Time Waveform



Figure 3. Delay Matching Waveform

## PACKAGE CASE OUTLINES



| Dimension | MIN | NOM | MAX |
|---|---|---|---|
| A | - | - | 1.75 |
| A1 | 0.1 | - | 0.25 |
| A2 | 1.25 | - | - |
| L | 0.4 | 0.835 | 1.27 |
| L1 | - | 1.04 | - |
| L2 | - | 0.25 | - |
| θ | 0 | - | 8 |
| b | 0.31 | - | 0.51 |
| b1 | 0.28 | - | 0.48 |
| c | 0.1 | - | 0.25 |
| c1 | 0.1 | - | 0.25 |
| D | - | 4.9 | - |
| E | - | 6 | - |
| E1 | - | 3.9 | - |
| e | 1.27 BSC | | |
| Unit : mm | | | |

Figure 4. SOP8 Outline Dimensions

## REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

| Page or Item | Subjects (major changes since previous revision) |
|---|---|
| **Rev 0.1 datasheet, 2019-9-1** | |
| Whole document | Draft datasheet released |
| **Rev 0.2 datasheet, 2020-1-14** | |
| Page 2 | Change order information |
| Page 7 | Add part marking information |
| **Rev 1.0 datasheet, 2021-7-20** | |
| Whole datasheet | Update the Logo |
| Page 2 | Removed the order part No. SLM21867CA-TG in the ordering information |
| Page 3 | Updated the Functional Block Diagram |
| Page 4 | Remove the PDIP-8 package information. Updated the Vcc min voltage from 10V to 7V in the Recommended Operation Conditions. |
| Page 5 | Updated the $t_r$ and $t_f$ value in the Dynamic Electrical Characteristics. Update the $V_{OH}$, $V_{OL}$, $I_{QBS}$, $I_{IN+}$, $I_{O+}$ and $I_{O-}$ value in the Static Electrical Characteristics. |
| **Rev 1.1 datasheet, 2022-7-26** | |
| Page 7 | Change the package name from SOIC-8 to SOP8 and update the package case outlines |